| <b>1.Personal Information</b> |                                     |  |  |  |
|-------------------------------|-------------------------------------|--|--|--|
| Name                          | Mutaz A. B. Al-Tarawneh             |  |  |  |
| Nationality                   | Jordanian                           |  |  |  |
| <b>Contact Information</b>    | Computer Engineering Dept.          |  |  |  |
|                               | Faculty of Engineering              |  |  |  |
|                               | Mu'tah University                   |  |  |  |
|                               | P.O.Box 7                           |  |  |  |
|                               | Karak, JORDAN 61710                 |  |  |  |
|                               | Email:mutaz.altarawneh@mutah.edu.jo |  |  |  |
|                               |                                     |  |  |  |

| 2.Academic Qualifications |                   |      |         |             |  |  |  |
|---------------------------|-------------------|------|---------|-------------|--|--|--|
|                           | University        | Year | Country | Major       |  |  |  |
| B.A                       | Mu'tah University | 2005 | Jordan  | Computer    |  |  |  |
|                           |                   |      |         | Engineering |  |  |  |
| M.A                       | Southern Illinois | 2008 | USA     | Computer    |  |  |  |
|                           | University        |      |         | Engineering |  |  |  |
| Ph.D                      | Southern Illinois | 2010 | USA     | Computer    |  |  |  |
|                           | University        |      |         | Engineering |  |  |  |

| 3.Research and Teaching Interests |
|-----------------------------------|
| Computer Architecture             |
| Real-Time/Embedded Systems        |
| Power-Aware Computing             |
| Cloud Computing                   |
| Parallel Programming              |

| 4.Articles   |                     |   |        |               |  |  |
|--|---------------------|---|--------|---------------|--|--|
| Title  | Publication<br>Date | Journal/<br>Conference                        | Volume | Pages         |  |  |
| Improving the Off-chip<br>Bandwidth Utilization in Chip<br>Multiprocessor (CMP) Using<br>Early Write-Back  | 2013                | Journal of Communication<br>and Computer      | 10(1)  | 33-41         |  |  |
| An Investigation of the Impact<br>of Instruction Cache (I-Cache)<br>Organization on Power-<br>Performance Trade-Offs in the<br>Design of Scalar Processors | 2013                | European Journal of<br>Scientific Research    | 115(1) | 7-26          |  |  |
| Performance Evaluation of<br>VLIW and Superscalar<br>Processors on DSP and<br>Multimedia Workloads.  | 2014                | Middle-East Journal of<br>Scientific Research | 22(11) | 1612-<br>1617 |  |  |

| Towards An Optimal Multicore<br>Processor Design for<br>Cryptographic Algorithms – A<br>Case Study on RSA.                  | 2014 | WSEAS Transactions on<br>Computers                               | 13(1) | 54-77   |
|---|------|--|-------|---------|
| On the Design of Time-<br>Predictable Low-Leakage<br>Cache Memory for Real-Time<br>Embedded Systems.                        | 2015 | WSEAS Transactions on<br>Information Science and<br>Applications | 12(1) | 82-111  |
| Performance Evaluation of<br>Cooperative Versus Receiver<br>Coded Diversity.  | 2015 | WSEAS Transactions on<br>Communications                          | 14(1) | 309-324 |
| A CPU-Guided Dynamic<br>Voltage and Frequency<br>Scaling (DVFS) of Off-Chip<br>Buses in Homogenous<br>Multicore Processors. | 2015 | International Review on<br>Computers and Software                | 10(7) | 735-747 |